In this paper, a digital step X-type attenuator with low process variations is demonstrated using 90nm CMOS technology. The X-type attenuator uses MOSFETs as voltage controlled resistors, which influenced by process parameters. And a compensation circuit associated with the threshold voltage is employed to mitigate the process influence. The attenuator have a maximum attenuation range of 32dB with 0.5dB steps. The rms amplitude error and rms phase error are 0.42dB and 3.1° over 23.5-30 GHz respectively, and the insertion losse is 9.77dB at 25GHz. The core chip size is 0.48 mm 2 .
Introduction
The amplitude control circuits which widely used in communication and radar system are often implemented with variable-gain amplifier (VGA) and attenuators. Attenuators due to their zero DC power consumption and superior linearity are preferable to VGAs particularly in wideband applications [1, 2, 3, 4, 5] .
Conventional T-/Pi-type, bridge T-/Pi-type and distributed are the basic topologies for most attenuators and can provide step attenuation by digitally controlling the gate voltages [4, 5, 6, 7, 8, 9, 10] . However, those conventional step attenuators have high insertion loss and large circuit size. Therefore, a differential X-type attenuator using MOSFETs as voltage controlled resistors is proposed, which would easily influenced by process parameters [1] . In this paper, a digital step X-type attenuator with low process variations is demonstrated. The compensation circuit can provide a voltage, which is associated with the threshold voltage, to cancel the process influence in the core circuit. This attenuator topology also exhibits low phase variations over attenuation range.
The X-type attenuator with low process variations
2.1 Conventional X-type attenuator The X-type attenuator consist of four MOSFETs operating in the triode region as voltage controlled resistors, as shown in Fig. 1 . Two bias voltages V GS and V GP are needed to control M1, M2 and M3, M4 respectively. The attenuation is achieved by cancelling the signal with the opposite phase, therefore the minimum attenuation is achieved when V GS has peak value and the V GP has minimum value at the same time, while the DC potentials of the source and drain are the ground. The inductors parallel connected to the input and output can resonate with the parasitic capacitance to get good return losses in higher frequency. The schematic of the X-type attenuator According to the small signal equivalent circuit of the X-type attenuator, the transmission coefficient S 21 can be derived as Eq. (1). Here, R 1 and R 2 represent the resistances of the transistor M1/M2 and M3/M4 respectively, and Z 0 is the characteristic impedance.
Form the equation above, S 21 reach the maximum value when R 1 is low-ohmic and R 2 is high-ohmic, and S 21 attain the minimum value when R 2 equals to R 1 . However, the resistance of an n-channel MOSFET transistor operated in the triode region is given by Eq. (2).
(
The threshold voltage V TH1 can be easily influenced by the process parameters.
X-type attenuation with compensation circuit to relieve the effect of process variation
The resistances of MOSFET transistors can be easily influenced by the process variation, which will affact the attenuation value of the X-type attenuator. Therefore, we use a compensation circuit to generate a voltage V comp , as shown in Fig. 2(a) . V comp is calculated as Eq. (3). Here, I is a constant current. 
When transistors' sizes are the same, (W/L) 1 =(W/L) 2 =W/L and V TH1 =V TH2 . Using V comp replace the V s in Eq. (2), the influence of the threshold voltage can be cancelled. Therefore, the resistor is now given by Eq. (4). Minimum attenuation is achieved when M1 and M2 are lowest-ohmic. Therefore, the gate voltages of M1 and M2 need to be supply voltage while changing the potential of source and drain to control the resistance. The two control voltage are V IN and V GP now, and the X-type attenuation with compensation circuit is shown in Fig.2(b) . The simulation RMS amplitude errors of the conventional X-type attenuator and the proposed one in different process corner is shown in Fig.3 . As we can see, the RMS amplitude errors of both conventional and compensation attenuators are 0.07 dB in typical process. And the RMS amplitude errors of the convertional attenuator are 1.9 dB and 2.2dB in fast process and slow process at 25GHz, while the bias voltages are the same. And the RMS amplitude errors of the proposed attenuator are 0.3 dB and 0.36 dB in fast and slow process at 25 GHz respectively. From the above, the simulation result of the compensation attenuator is far better than the conventional one, so compensation circuit is valid.
Measurement results
The attenuator was fabricated with an on-chip BGR, DAC, registers and a digital interface for controlling the attenuation. Fig. 4 shows the die photograph of the chip fabricated in a 90-nm CMOS technology. The main circuit occupies an area of 0.48 mm 2 , and the total consumption is 10mA from a 1.2-V supply. The measurements are performed by on-wafer probing and PCB test board. The measured input and output return losses over the 65 states are shown in Fig 5(a) and (b). All the input and output ports are well matched to 100Ω with measured S11 and S22 better than 10dB over 23. GHz. Fig. 6 shows the measured insertion losses at the reference state, which is 9.77 dB at 25GHz and 9.66-10.1 dB at 23.5-30GHz. Measured and simulated insertion losses at the reference state.
The measured attenuation relative to the reference state is shown in Fig. 7(a) . The maximum attenuation of 32 dB with LSB of 0.5dB is achieved, and the measured attenuation range is 32.15 dB at 25GHz, and 31.78-32.17 dB at 23.5-30 GHz. Fig.  7 (b) shows the measured insertion phase relative to the reference state. The insertion phase is varying from 4.3 to 13 degree over 23. GHz. Fig. 8 shows the measured rms amplitude and phase errors of the attenuator. The rms amplitude error achieves 0.076 dB at 25GHz, and it is better than 0.42 dB over the 23.5-30 GHz, which is smaller than half of the LSB steps. The rms phase error is less than 3.1º at 23.5-30 GHz. Table I summarize the performances of the proposed attenuator and compare it with other attenuator designs.
Conclusion
The proposed CMOS digital step X-type attenuator have been designed with a method of alleviating the effect of process variation. The attenuator, fabricated in 90-nm CMOS technology, exhibits less than 0.42 dB/3.1º rms amplitude/phase error at 23.5-30 GHz. The proposed digital step attenuator is competitive due to its high attenuation range, phase accuracy and wide band of operation. Fig. 8 .
Measured rms amplitude error and rms phase error. 
